VHDL-quick-start.pdf

(140 KB) Pobierz
VHDL-quick-start
VHDL Quick Start
Peter J. Ashenden
The University of Adelaide
53597787.002.png
Objective
• Quick introduction to VHDL
– basic language concepts
– basic design methodology
• Use The Student’s Guide to VHDL
or The Designer’s Guide to VHDL
– self-learning for more depth
– reference for project work
© 1998, Peter J. Ashenden
VHDL Quick Start
2
53597787.003.png
Modeling Digital Systems
• VHDL is for writing models of a system
• Reasons for modeling
– requirements specification
– documentation
– testing using simulation
– formal verification
– synthesis
• Goal
– most reliable design process, with minimum cost and
time
– avoid design errors!
© 1998, Peter J. Ashenden
VHDL Quick Start
3
53597787.004.png
Domains and Levels of Modeling
Structural
Functional
high level of
abstraction
low level of
abstraction
Geometric
“Y-chart” due to
Gajski & Kahn
© 1998, Peter J. Ashenden
VHDL Quick Start
4
53597787.005.png
Domains and Levels of Modeling
Structural
Functional
Algorithm
(behavioral)
Register-Transfer
Language
Boolean Equation
Differential Equation
Geometric
“Y-chart” due to
Gajski & Kahn
© 1998, Peter J. Ashenden
VHDL Quick Start
5
53597787.001.png
Zgłoś jeśli naruszono regulamin