TDA8004AT(1).pdf

(120 KB) Pobierz
IC card interface
INTEGRATED CIRCUITS
DATA SHEET
TDA8004AT
IC card interface
Preliminary specification
File under Integrated Circuits, IC02
2000 Feb 29
214511883.037.png
Philips Semiconductors
Preliminary specification
IC card interface
TDA8004AT
FEATURES
APPLICATIONS
·
3 or 5 V supply for the IC (GND and V DD )
·
IC card readers for banking
·
Step-up converter for V CC generation (separately
powered with a 5 V
·
Electronic payment
±
10% supply, V DDP and PGND)
·
Identification
·
3 specific protected half duplex bidirectional buffered I/O
lines (C4, C7 and C8)
·
Pay TV.
·
V CC regulation (5 or 3 V ± 5% on 2 ´ 100 nF or
1 ´ 100 nF and 1 ´ 220 nF multilayer ceramic
capacitors with low ESR, I CC < 65 mA at
4.5V<V DDP < 6.5 V, current spikes of 40 nAs up to
20 MHz, with controlled rise and fall times, filtered
overload detection approximately 90 mA)
GENERAL DESCRIPTION
The TDA8004AT is a complete low cost analog interface
for asynchronous 3 or 5 V smart cards. It can be placed
between the card and the microcontroller with very few
external components to perform all supply protection and
control functions.
·
Thermal and short-circuit protections on all card
contacts
·
Automatic activation and deactivation sequences
(initiated by software or by hardware in the event of a
short-circuit, card take-off, overheating or supply
drop-out)
·
Enhanced ESD protection on card side (>6 kV)
·
26 MHz integrated crystal oscillator
·
Clock generation for the card up to 20 MHz (divided by
1, 2, 4 or 8 through CLKDIV1 and CLKDIV2 signals)
with synchronous frequency changes
·
Non-inverted control of RST via pin RSTIN
·
ISO 7816, GSM11.11 and EMV (payment systems)
compatibility
·
Supply supervisor for spikes killing during power-on
and power-off
·
One multiplexed status signal OFF.
ORDERING INFORMATION
TYPE
NUMBER
PACKAGE
NAME
DESCRIPTION
VERSION
TDA8004AT
SO28
plastic small outline package; 28 leads; body width 7.5 mm
SOT136-1
2000 Feb 29
2
214511883.038.png 214511883.039.png
Philips Semiconductors
Preliminary specification
IC card interface
TDA8004AT
QUICK REFERENCE DATA
SYMBOL
PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
Supplies
V DD
supply voltage
2.7
-
6.5
V
V DDP
step-up supply voltage
4.5
5
6.5
V
I DD
supply current
inactive mode; V DD = 3.3 V;
f XTAL =10MHz
-
-
1.2
mA
active mode; V DD = 3.3 V;
f XTAL = 10 MHz; no load
-
-
1.5
mA
I DDP
step-up supply current
inactive mode; V DDP =5V;
f XTAL =10MHz
-
-
0.1
mA
active mode; V DDP =5V;
f XTAL = 10 MHz; no load
-
-
18
mA
Card supply
V CC
card supply voltage including
ripple
5 V card
DC
ï
I CC ï
< 65 mA
4.75
-
5.25
V
AC current spikes of 40 nAs
4.65
-
5.25
V
3 V card
DC
ï
I CC ï
< 65 mA
2.85
-
3.15
V
AC current spikes of 40 nAs
2.76
-
3.20
V
V i(ripple)(p-p) ripple voltage on V CC
(peak-to-peak value)
from 20 kHz to 200 MHz
-
-
350
mV
ï
I CC ï
card supply current
V CC from 0 to 5 or to 3 V
-
-
65
mA
General
f CLK
card clock frequency
0
-
20
MHz
t de
deactivation cycle duration
60
80
100
m s
P tot
continuous total power dissipation T amb =
-
25 to +85
°
C
-
-
0.56
W
T amb
ambient temperature
-
25
-
+85
°
C
2000 Feb 29
3
214511883.040.png 214511883.001.png 214511883.002.png
Philips Semiconductors
Preliminary specification
IC card interface
TDA8004AT
BLOCK DIAGRAM
V DD
V DDP
100 nF
100 nF
100 nF
handbook, full pagewidth
S1
S2
21
6
7
5
SUPPLY
4 PGND
STEP-UP CONVERTER
INTERNAL
REFERENCE
V ref
INTERNAL OSCILLATOR
2.5 MHz
8 VUP
VOLTAGE SENSE
100 nF
ALARM
EN1 CLKUP
OFF
23
EN2
PV CC
V CC
GENERATOR
17 V CC
20
RSTIN
100
nF
100
nF
CMDVCC
19
14
CGND
3
EN5
RST
BUFFER
16
5V/3V
RST
SEQUENCER
CLKDIV1
1
EN4
15
CLOCK
BUFFER
2
CLK
CLKDIV2
HORSEQ
CLOCK
CIRCUITRY
10
9
PRES
PRES
CLK
24
EN3
THERMAL
PROTECTION
XTAL1
25
OSCILLATOR
XTAL2
AUX1UC
27
I/O
TRANSCEIVER
13
AUX1
TDA8004AT
AUX2UC
28
I/O
TRANSCEIVER
12
AUX2
I/OUC
26
I/O
TRANSCEIVER
11
I/O
22
18
n.c.
GND
FCE658
All capacitors are mandatory.
Fig.1 Block diagram.
2000 Feb 29
4
214511883.003.png 214511883.004.png 214511883.005.png 214511883.006.png 214511883.007.png 214511883.008.png 214511883.009.png 214511883.010.png 214511883.011.png 214511883.012.png 214511883.013.png 214511883.014.png 214511883.015.png 214511883.016.png 214511883.017.png 214511883.018.png 214511883.019.png 214511883.020.png 214511883.021.png 214511883.022.png 214511883.023.png 214511883.024.png 214511883.025.png 214511883.026.png 214511883.027.png 214511883.028.png 214511883.029.png 214511883.030.png 214511883.031.png 214511883.032.png 214511883.033.png 214511883.034.png
Philips Semiconductors
Preliminary specification
IC card interface
TDA8004AT
PINNING
SYMBOL PIN
I/O
DESCRIPTION
CLKDIV1
1
I
control with CLKDIV2 for choosing CLK frequency
CL KD IV2
2
I
control with CLKDIV1 for choosing CLK frequency
5V/3V
3
I
control signal for selecting V CC = 5 V (HIGH) or V CC = 3 V (LOW)
PGND
4
supply power ground for step-up converter
S2
5
I/O
capacitance connection for step-up converter (a 100 nF capacitor with ESR < 100 m W
must be connected between pins S1 and S2)
V DDP
6
supply power supply voltage for step-up converter
S1
7
I/O
capacitance connection for step-up converter (a 100 nF capacitor with ESR < 100 m
W
must be connected between pins S1 and S2)
VUP
8
O
output of step-up converter (a 100 nF capacitor with ESR < 100 m
W
must be connected
to PGND)
PRES
9
I
card presence contact input (active LOW); if PRES or PRES is true, then the card is
considered as present
PRES
10
I
card presence contact input (active HIGH); if PRES or PRES is true, then the card is
considered as present
I/O
11
I/O
data line to and from card (C7) (internal 10 k
W
pull-up resistor connected to V CC )
AUX2
12
I/O
auxiliary line to and from card (C8) (internal 10 k
W
pull-up resistor connected to V CC )
AUX1
13
I/O
auxiliary line to and from card (C4) (internal 10 k W pull-up resistor connected to V CC )
CGND
14 supply ground for card signals
CLK
15
O
clock to card (C3)
RST
16
O
card reset (C2)
V CC
17
O
supply for card (C1); decouple to CGND with 2 ´ 100 nF or 1 ´ 100nF and 1 ´ 220 nF
capacitors with ESR < 100 m
W (
with 220 nF, the noise margin on V CC will be higher)
n.c.
18
-
not connected
CMDVCC
19
I
start activation sequence input from microcontroller (active LOW)
RSTIN
20
I
card reset input from microcontroller (active HIGH)
V DD
21 supply supply voltage
GND
22 supply ground
OFF
23
O
NMOS interrupt to microcontroller (active LOW) with 20 k
W
internal pull-up resistor
connected to V DD (refer section “Fault detection”)
XTAL1
24
I
crystal connection or input for external clock
XTAL2
25
O
crystal connection (leave open circuit if an external clock source is used)
I/OUC
26
I/O
microcontroller data I/O line (internal 10 k
W
pull-up resistor connected to V DD )
AUX1UC
27
I/O
auxiliary line to and from microcontroller (internal 10 k W pull-up resistor connected to
V DD )
AUX2UC
28
I/O
auxiliary line to and from microcontroller (internal 10 k
W
pull-up resistor connected to
V DD )
2000 Feb 29
5
214511883.035.png 214511883.036.png

Plik z chomika:

Inne pliki z tego folderu:

Inne foldery tego chomika:

Zgłoś jeśli naruszono regulamin