w65c21.pdf

(395 KB) Pobierz
Preliminary
June 19, 2009
W65C21
(W65C21N and W65C21S)
Peripheral Interface Adapter (PIA)
304955790.270.png 304955790.281.png
WDC reserves the right to make changes at any time without notice in order to improve
design and supply the best possible product. Information contained herein is provided
gratuitously and without liability, to any user. Reasonable efforts have been made to verify
accuracy of the information but no guarantee whatsoever is given as to the accuracy or as
to its applicability to particular uses. In every instance, it must be the responsibility of the
user to determine the suitability of the products for each application. WDC products are
not authorized for use as critical components in life support devices or systems. Nothing
contained herein shall be construed as a recommendation to use any product in violation
of existing patents or other rights of third parties. The sale of any WDC product is subject
to all WDC Terms and Conditions of Sales and Sales Policies, copies of which are
available upon request.
Copyright (C) 1981-2009 by The Western Design Center, Inc. All rights reserved,
including the right of reproduction in whole or in part in any form.
2
304955790.292.png
INTRODUCTION
The WDC W65C21 (W65C21N and W65C21S) is a very flexible Peripheral Interface Adapter (PIA) for
use with WDC’s 65xx, 68xx, and other 8-bit microprocessor families. The W65C21 provides programmed
microprocessor control of up to two peripheral devices (Port A and Port B). Peripheral device control is
accomplished through two 8-bit bidirectional I/O Ports, with individually designed Data Direction
Registers. The Data Direction Registers provide selection of data flow direction (input or output) at each
respective I/O Port. Data flow direction may be selected on a line-by-line basis with intermixed input and
output lines within the same port. The “handshake” interrupt control feature is provided by four peripheral
control lines. This capability provides enhances control over data transfer functions between the
microprocessor and peripheral devices, as well as bidirectional data transfer between W65C21 Peripheral
Interface Adapters in multiprocessor systems.
FEATURES
Low Power CMOS N-well silicon gate technology
The W65C21N is plug replacement of NMOS and CMOS 6521 and 6821 devices with current
limiting resistors
The W65C21S is lower power, faster and direct drive outputs with no current limiting resistors.
High speed/Low power replacement for Motorola/Rockwell/AMI/MOS
Technology/MOSTEK/HITACHI/ ST Microelectronics/GTE/CMD 6520, 6521, 6820, 6821 PIA’s
Two 8-bit bidirectional I/O ports with individual data direction control.
Automatic “Handshake” control of data transfers
Two interrupts (one for each port) with program control
Static to 14MHz operation, with high speed Port A, CA2 outputs.
Industrial temperature range
40 Pin Plastic DIP and 44 Pin Plastic PLCC versions
5 volt ± 10% supply requirements
Compatible with the 65xx and 68xx family of microprocessors
Figure 1 44 Pin PLCC Pin Configuration
Figure 2 40 Pin DIP Pin Configuration
3
304955790.303.png 304955790.001.png 304955790.012.png 304955790.023.png 304955790.034.png 304955790.045.png 304955790.056.png 304955790.067.png 304955790.078.png 304955790.089.png 304955790.100.png 304955790.111.png 304955790.122.png 304955790.133.png 304955790.144.png 304955790.155.png 304955790.166.png 304955790.177.png 304955790.188.png 304955790.199.png 304955790.210.png 304955790.221.png 304955790.232.png 304955790.242.png 304955790.243.png 304955790.244.png 304955790.245.png 304955790.246.png 304955790.247.png 304955790.248.png 304955790.249.png 304955790.250.png 304955790.251.png 304955790.252.png 304955790.253.png 304955790.254.png 304955790.255.png 304955790.256.png 304955790.257.png 304955790.258.png 304955790.259.png 304955790.260.png 304955790.261.png 304955790.262.png 304955790.263.png 304955790.264.png 304955790.265.png 304955790.266.png 304955790.267.png 304955790.268.png 304955790.269.png 304955790.271.png 304955790.272.png 304955790.273.png 304955790.274.png 304955790.275.png 304955790.276.png 304955790.277.png 304955790.278.png 304955790.279.png 304955790.280.png 304955790.282.png 304955790.283.png 304955790.284.png 304955790.285.png 304955790.286.png 304955790.287.png 304955790.288.png 304955790.289.png 304955790.290.png 304955790.291.png 304955790.293.png 304955790.294.png 304955790.295.png 304955790.296.png 304955790.297.png 304955790.298.png 304955790.299.png 304955790.300.png 304955790.301.png 304955790.302.png 304955790.304.png 304955790.305.png 304955790.306.png 304955790.307.png 304955790.308.png 304955790.309.png 304955790.310.png 304955790.311.png 304955790.312.png 304955790.313.png 304955790.002.png 304955790.003.png 304955790.004.png 304955790.005.png 304955790.006.png 304955790.007.png 304955790.008.png 304955790.009.png 304955790.010.png 304955790.011.png 304955790.013.png 304955790.014.png 304955790.015.png 304955790.016.png 304955790.017.png 304955790.018.png 304955790.019.png 304955790.020.png 304955790.021.png 304955790.022.png 304955790.024.png 304955790.025.png 304955790.026.png 304955790.027.png 304955790.028.png 304955790.029.png 304955790.030.png 304955790.031.png 304955790.032.png 304955790.033.png 304955790.035.png 304955790.036.png 304955790.037.png 304955790.038.png 304955790.039.png 304955790.040.png 304955790.041.png 304955790.042.png 304955790.043.png 304955790.044.png 304955790.046.png 304955790.047.png 304955790.048.png 304955790.049.png 304955790.050.png 304955790.051.png 304955790.052.png 304955790.053.png 304955790.054.png 304955790.055.png 304955790.057.png 304955790.058.png 304955790.059.png 304955790.060.png 304955790.061.png 304955790.062.png 304955790.063.png 304955790.064.png 304955790.065.png 304955790.066.png 304955790.068.png 304955790.069.png 304955790.070.png 304955790.071.png 304955790.072.png 304955790.073.png 304955790.074.png 304955790.075.png 304955790.076.png 304955790.077.png 304955790.079.png 304955790.080.png 304955790.081.png 304955790.082.png 304955790.083.png 304955790.084.png 304955790.085.png 304955790.086.png 304955790.087.png 304955790.088.png 304955790.090.png 304955790.091.png 304955790.092.png 304955790.093.png 304955790.094.png 304955790.095.png 304955790.096.png 304955790.097.png 304955790.098.png 304955790.099.png 304955790.101.png 304955790.102.png 304955790.103.png 304955790.104.png 304955790.105.png 304955790.106.png 304955790.107.png 304955790.108.png 304955790.109.png 304955790.110.png 304955790.112.png 304955790.113.png 304955790.114.png 304955790.115.png 304955790.116.png 304955790.117.png 304955790.118.png 304955790.119.png 304955790.120.png 304955790.121.png 304955790.123.png 304955790.124.png 304955790.125.png 304955790.126.png 304955790.127.png 304955790.128.png 304955790.129.png 304955790.130.png 304955790.131.png 304955790.132.png 304955790.134.png 304955790.135.png 304955790.136.png 304955790.137.png
IRQAB
CA1
INTERUPT STATUS
CONTROL A (ISCA)
CA2
D0
D1
D2
D3
D4
D5
D6
D7
CON TRO L
REGISTER A
(CRA )
DATA DIRECTION
REGISTER A
(DDRA)
DATA BUS
BUFFER
(D BB )
OUTPUT BUS
PA0
PA1
PA2
PA3
PA4
PA5
PA6
PA7
PE RI PH E RA L
OUTPUT
REGISTER A
(O RA )
PE RI PH E RA L
INTERFACE
BUFFER A
(PIBA)
DATA INPUT
REGISTER
(DIR)
PE RI PH E RA L
OUTPUT
REGISTER B
(O RB )
PERI PH ERA L
INTERFACE
BUFFER B
(PIBB)
PB0
PB1
PB2
PB3
PB4
PB5
PB6
PB7
CS 0
CS 1
CS2B
RS 0
RS 1
RWB
PHI2
RESB
CHIP
SELECT
& RW B
CONTROL
IN PU T BU S
DATA DIRECTION
REGISTER B
(DD RB)
CON TRO L
REGISTER B
(CRB)
CB1
CB2
IRQBB
INTERRUPT STATUS
CO NTRO L B (ISCB )
Figure 3 W65C21 PIA Block Diagram
Figure 4 Interface Signals Relationship
4
304955790.138.png 304955790.139.png 304955790.140.png 304955790.141.png 304955790.142.png 304955790.143.png 304955790.145.png 304955790.146.png 304955790.147.png 304955790.148.png 304955790.149.png 304955790.150.png 304955790.151.png 304955790.152.png 304955790.153.png 304955790.154.png 304955790.156.png 304955790.157.png 304955790.158.png 304955790.159.png 304955790.160.png 304955790.161.png 304955790.162.png 304955790.163.png 304955790.164.png 304955790.165.png 304955790.167.png 304955790.168.png 304955790.169.png 304955790.170.png 304955790.171.png 304955790.172.png 304955790.173.png 304955790.174.png 304955790.175.png 304955790.176.png 304955790.178.png 304955790.179.png 304955790.180.png 304955790.181.png 304955790.182.png 304955790.183.png 304955790.184.png 304955790.185.png 304955790.186.png 304955790.187.png 304955790.189.png 304955790.190.png 304955790.191.png 304955790.192.png 304955790.193.png 304955790.194.png 304955790.195.png 304955790.196.png 304955790.197.png 304955790.198.png 304955790.200.png 304955790.201.png 304955790.202.png 304955790.203.png 304955790.204.png 304955790.205.png 304955790.206.png 304955790.207.png 304955790.208.png 304955790.209.png 304955790.211.png 304955790.212.png 304955790.213.png 304955790.214.png 304955790.215.png 304955790.216.png 304955790.217.png 304955790.218.png 304955790.219.png 304955790.220.png 304955790.222.png 304955790.223.png 304955790.224.png 304955790.225.png 304955790.226.png 304955790.227.png 304955790.228.png 304955790.229.png 304955790.230.png 304955790.231.png 304955790.233.png 304955790.234.png 304955790.235.png 304955790.236.png 304955790.237.png 304955790.238.png 304955790.239.png 304955790.240.png
A BSOLUTE MAXIMUM RATINGS*
Parameter
Symbol
Value
Unit
Supply Voltage
V DD
-0.3 to +7.0
Vdc
Input Voltage
V IN
-0.3 to V DD +0.3
Vdc
Output Voltage
V OUT
-0.3 to V DD +0.3
Vdc
Operating Temp.
Range - Industrial
T A
-40 to +85
°C
Storage
Temperature
T STG
-55 to +150
°C
This device contains input protection against damage due to high static voltages or electric fields; however,
precautions should be taken to avoid application of voltages higher than the maximum rating.
Notes:
1. Exceeding these ratings may cause permanent damage; functional operation under these conditions is not
implied.
5
304955790.241.png
Zgłoś jeśli naruszono regulamin